Introduction
Recently, a gate last MOSFET is suggested as 32 nm node CMOSFET to overcome thermal stability, workfunction mismatch issues [1] . Also, the gate last process can considerably enhance carrier mobility obtained from embedded SiGe source/drain [2] , but this approach likely suffers from a high overlap capacitance due to a high-k spacer sidewall. For better understanding of the performance impact, a comprehensive study on the gate last structure is needed. In this work, we investigate the effect of source/drain overlap to gate (gate/SDE) on performance of 16 nm gate last MOSFET using TCAD simulation. 
Simulation methodology

Results and Discussion
I on and C gate for nMOSFET are simulated as a function of gate/SDE overlap length (L ov ) for the gate structures (Fig. 2 ).
The I on reduces for all three cases as the overlap decreases due to increased series resistance. However, structure 2 and 3 exhibit higher I on for underlap cases. Fig. 3 shows profiles of electron concentration along the channel for a MOSFET with L ov = -2 nm.
More electrons are accumulated at the source region for the structure 2/3 due to higher vertical electric field, which is able to reduce the series resistance despite poor gate coupling of the underlap structure. Taking such resistance and capacitance into account, a mixed-mode simulation for a two-stage CMOS ring oscillator is carried out. The width ratio of nMOSFET and pMOSFET is chosen to be 1:2. The switching delay is simulated as a function of the overlap length (Fig. 4 ). Each gate structure shows the minimum delay at different L ov values. The optimum overlap length for the conventional MOSFET is 1 nm, which agrees well with Taur's work [5] . But the minimum delay for the high-k S/W MOSFET (structure 3) is obtained at the underlap = 1 nm. Structure 2 exhibits less sensitivity to gate CD variation than the other structures. of a low leakage current (I off = 100 pA/um), I off is determined by GIDL current which agrees with previously published work [6] ( Fig. 8 ). The GIDL current is found to be affected by the gate/SDE overlap for structure 1/3, but structure 2 is not. Fig. 9 shows the electric field distribution for the S/D overlap and underlap structures. For the overlap case, the maximum electric field can be located away from the junction, leading to reduction of the GIDL current.
Conclusions
An optimized S/D design is suggested for the gate last 16 nm MOSFET. The high-k S/W MOSFET is found to be able to reduce a series resistance at the expense of a high parasitic capacitance. Contrary to the conventional MOSFET, an underlap S/D design is preferred for the high-k S/W MOSFET to minimize the delay time. To meet same equivalent T ox , the physical thickness is adjusted. Fig.2 On-current and gate capacitance of nMOSFETs versus overlap length for various gate structures. For underlap cases, structure 2/3 show higher I on , but also suffer from higher capacitance. 
